{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,24]],"date-time":"2025-10-24T16:27:18Z","timestamp":1761323238767},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173534","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"372-380","source":"Crossref","is-referenced-by-count":14,"title":["A new functional fault model for FPGA application-oriented testing"],"prefix":"10.1109","author":[{"given":"M.","family":"Rebaudengo","sequence":"first","affiliation":[]},{"given":"M.S.","family":"Reorda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Violante","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"2001","key":"ref10","article-title":"APEX™-II Programmable Logic Device Family"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/54.867894"},{"year":"2001","key":"ref12","article-title":"FPGA Compiler II™"},{"year":"2000","key":"ref13","article-title":"TestGen™ v. 4.0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.655182"},{"key":"ref3","first-page":"1037","article-title":"Detection of Bridging Faults in Logic Resources of Configurable FPGAs Using Iddq","author":"zhao","year":"1998","journal-title":"International Test Conference"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ETW.2000.873782"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743311"},{"year":"2001","key":"ref8","article-title":"Virtex™-II Platform FPGA Handbook"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1997.600278"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/92.920830"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.500200"},{"year":"2002","key":"ref9","article-title":"ORCA Series 4 FPGAs Data Sheet"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173534.pdf?arnumber=1173534","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:13:11Z","timestamp":1489425191000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173534\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173534","relation":{},"subject":[]}}