{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T17:18:25Z","timestamp":1725470305645},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173537","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"399-407","source":"Crossref","is-referenced-by-count":0,"title":["On-chip jitter measurement for phase locked loops"],"prefix":"10.1109","author":[{"family":"Tian Xia","sequence":"first","affiliation":[]},{"family":"Jien-Chung Lo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743214"},{"journal-title":"Application Notes","article-title":"Understanding Jitter","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843870"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923425"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966706"},{"year":"0","key":"ref15"},{"year":"0","key":"ref16"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.974545"},{"key":"ref3","first-page":"89","article-title":"Accurately calculate PLL charge pump filter parameters","author":"rosemarine","year":"1999","journal-title":"Microwaves & RF"},{"journal-title":"Fujistu s Super PLL Application Guide","year":"0","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.375957"},{"key":"ref8","article-title":"Jitter Theory","author":"dunn","year":"0","journal-title":"Audio precision Technote"},{"key":"ref7","article-title":"Jitter FAQ","author":"nehring","year":"0","journal-title":"An Application Note from MF Electronics Corp"},{"journal-title":"Phase-Locked Loop Designa Fundamentals AN535 App Note","year":"1994","author":"nash","key":"ref2"},{"journal-title":"Phase-Locked Loops Design Simulation and Applications","year":"1997","author":"best","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.661214"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173537.pdf?arnumber=1173537","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T22:12:42Z","timestamp":1489443162000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173537\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173537","relation":{},"subject":[]}}