{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T08:49:50Z","timestamp":1725612590120},"reference-count":9,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173540","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"419-427","source":"Crossref","is-referenced-by-count":4,"title":["Balanced redundancy utilization in embedded memory cores for dependable systems"],"prefix":"10.1109","author":[{"given":"M.","family":"Choi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"F.","family":"Lombardi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Y.B.","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.","family":"Piuri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2000","key":"ref4","article-title":"International Technology Roadmap for Semiconductors 2000"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894250"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.509914"},{"key":"ref5","first-page":"311","article-title":"An Algorithm for Row-Column Self-Repair of RAMs and its Implementation in the Alpha 21264","author":"bhavsar","year":"1999","journal-title":"Test Conference 1999 Proceedings International"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.165390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/24.510815"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852668"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929752"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173540.pdf?arnumber=1173540","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:12:43Z","timestamp":1489428763000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173540\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173540","relation":{},"subject":[]}}