{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:51:02Z","timestamp":1729608662487,"version":"3.28.0"},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2002.1173541","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"428-436","source":"Crossref","is-referenced-by-count":0,"title":["Repairability evaluation of embedded multiple region DRAMs"],"prefix":"10.1109","author":[{"given":"Y.","family":"Chang","sequence":"first","affiliation":[]},{"given":"M.","family":"Choi","sequence":"additional","affiliation":[]},{"given":"N.","family":"Park","sequence":"additional","affiliation":[]},{"given":"F.","family":"Lombardi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.90100"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/43.46807"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/12.21146"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295111"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"222","DOI":"10.1109\/TCAD.1987.1270266","article-title":"On the Repair of Redundant RAMs","volume":"6","author":"wey","year":"1987","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"ref15","first-page":"342","article-title":"Approaches for the Repair of VLSI\/WSI RRAMs by Row\/Column Deletion","author":"huang","year":"1988","journal-title":"Proc FTCS IEEE"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.303.0326"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"681","DOI":"10.1109\/43.503937","article-title":"Minimum fault coverage in memory arrays: a fast algorithm and probabilistic analysis","volume":"15","author":"low","year":"1996","journal-title":"IEEE Transactions on CAD of Integrated Circuits and Systems"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.509914"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/12.223671"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/24.510815"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.165390"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224369"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MTDT.1998.705958"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"16","DOI":"10.1109\/54.922800","article-title":"design and test of large embedded memories: an overview","volume":"18","author":"rajsuman","year":"2001","journal-title":"IEEE Design and Test of Computers"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.84942"}],"event":{"name":"17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems. DFT 2002","acronym":"DFTVS-02","location":"Vancouver, BC, Canada"},"container-title":["17th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems, 2002. DFT 2002. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8374\/26363\/01173541.pdf?arnumber=1173541","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:46:02Z","timestamp":1497552362000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1173541\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2002.1173541","relation":{},"subject":[]}}