{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:16:34Z","timestamp":1725480994800},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250091","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"18-25","source":"Crossref","is-referenced-by-count":0,"title":["IEEE 1149.1 based defect and fault tolerant scan chain for wafer scale integration"],"prefix":"10.1109","author":[{"family":"Meng Lu","sequence":"first","affiliation":[]},{"family":"Yvon Savaria","sequence":"additional","affiliation":[]},{"family":"Bing Qiu","sequence":"additional","affiliation":[]},{"given":"J.","family":"Taillefer","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803692"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2000.903403"},{"journal-title":"Canadian Micrielectronics Corporation","year":"2003","key":"ref12"},{"year":"2003","key":"ref13","article-title":"International Technology Roadmap for Semiconductors 2002 Update"},{"key":"ref4","article-title":"Parallel Microprocessor Architecture","author":"savaria","year":"1994","journal-title":"United States Patent 5 276 893"},{"key":"ref3","first-page":"69","article-title":"Harvest Model of an Integrated Hierachical-Bus Architecture","author":"kermouche","year":"0","journal-title":"1994 Proceedings Sixth Annual IEEE Intern Conf On Wafer Scale Integration"},{"key":"ref6","first-page":"315","article-title":"Test and Reconfiguration Experiments for Defect Tolerant Large Area Monolithic Multiprocessor System","author":"otterstedt","year":"0","journal-title":"1994 Proceedings Sixth Annual IEEE Intern Conf On Wafer Scale Integration"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1994.630029"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476959"},{"article-title":"Build-in-Self-Test for VLIS: Pseudo random Techniques","year":"1987","author":"bardell","key":"ref7"},{"key":"ref2","article-title":"Fault Tolerant Scan Chain for a Parallel Processing System","author":"savaria","year":"2002","journal-title":"U S Provisional Patent Pending 60\/341 238"},{"key":"ref1","article-title":"The boundary-scan handbook: analog and digital","author":"parker","year":"1998","journal-title":"ISBN 0–7923–8277–3"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICWSI.1990.63909"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250091.pdf?arnumber=1250091","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:27:17Z","timestamp":1489429637000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250091\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250091","relation":{},"subject":[]}}