{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T02:48:43Z","timestamp":1729651723116,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250094","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"45-52","source":"Crossref","is-referenced-by-count":0,"title":["Level-hybrid optoelectronic TESH interconnection network"],"prefix":"10.1109","author":[{"given":"V.","family":"Jain","sequence":"first","affiliation":[]},{"given":"G.","family":"Chapman","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1024742"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/92.711306"},{"key":"ref12","first-page":"837","article-title":"TESH: A new hierarchical interconnection network for massively parallel computing","volume":"e80d","author":"jain","year":"1997","journal-title":"IEICE Trans Inf Syst (Japan)"},{"key":"ref13","first-page":"20","article-title":"Yeld estimates for the TESH multicomputer network","author":"maziarz","year":"2002","journal-title":"Proc IEEE Int Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"758","DOI":"10.1109\/5.867689","article-title":"Optical interconnections within modern highperformance computing systems","author":"lytel","year":"2000","journal-title":"Proceeding of IEEE"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/2944.541875"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/978-94-010-0890-7"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/2944.541879"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/2944.736073"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2002.1017684"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/5.867692"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-662-04018-8","author":"zimmerman","year":"2000","journal-title":"Integrated Silicon Optoelectronics"},{"journal-title":"Multilevel Interconnects and Time Delay Estimation in Deep Submicron 2D and 3D VLSI","year":"2002","author":"mohammed","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.1117\/12.424790","article-title":"Commercialization of Honeywell's VCSEL technology: further developments","volume":"4286","author":"guenter","year":"2001","journal-title":"Proc SPIE"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250094.pdf?arnumber=1250094","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:05:49Z","timestamp":1497585949000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250094\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250094","relation":{},"subject":[]}}