{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:40:16Z","timestamp":1738266016351,"version":"3.35.0"},"reference-count":22,"publisher":"IEEE","license":[{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2003,1,1]],"date-time":"2003-01-01T00:00:00Z","timestamp":1041379200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dftvs.2003.1250098","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"79-86","source":"Crossref","is-referenced-by-count":0,"title":["CodSim - a combined delay fault simulator"],"prefix":"10.1109","author":[{"family":"Wangqi Qiu","sequence":"first","affiliation":[{"name":"Dept. of Comput. Sci., Texas A&M Univ., College Station, TX, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiang Lu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhuo Li","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.H.","family":"Walker","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Weiping Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","first-page":"105","article-title":"PROBE: A PPSFP Simulator for Resistive Bridging Faults","author":"lee","year":"2000","journal-title":"IEEE VLSI Test Symp"},{"key":"ref11","first-page":"89","article-title":"Comparison of AC Self-Testing Procedures","author":"barzilai","year":"1983","journal-title":"IEEE Int'l Test Conf"},{"key":"ref12","first-page":"418","article-title":"Efficient Test Coverage Determination for Delay Faults","author":"carter","year":"1987","journal-title":"IEEE Int'l Test Conf"},{"key":"ref13","first-page":"342","article-title":"Model for Delay Faults Based Upon Paths","author":"smith","year":"1985","journal-title":"IEEE Int'l Test Conf"},{"key":"ref14","first-page":"379","article-title":"A Circuit Level Fault Model for Resistive Opens and Bridges","author":"li","year":"2003","journal-title":"IEEE VLSI Test Symp"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569900"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"694","DOI":"10.1109\/TCAD.1987.1270315","article-title":"On Delay Fault Testing in Logic Circuits","volume":"6","author":"lin","year":"1987","journal-title":"IEEE Trans on Computer-Aided Design"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/12.545968"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337415"},{"key":"ref19","article-title":"An Efficient Algorithm for Finding the K Longest Testable Paths Through Each Gate in a Combinational Circuit","author":"qiu","year":"2003","journal-title":"IEEE Int'l Test Conf"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843826"},{"key":"ref3","first-page":"191","article-title":"Test Generation for Crosstalk-Induced Delay in Integrated Circuits","author":"chen","year":"1999","journal-title":"IEEE Int'l Test Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894196"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805629"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197679"},{"key":"ref2","first-page":"767","article-title":"Fault Coverage Analysis of Physically-Based Bridging Faults at Different Power Supply Voltages","author":"liao","year":"1996","journal-title":"IEEE Int'l Test Conf"},{"journal-title":"Semiconductor Industries Association","article-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"2002","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805784"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033788"},{"key":"ref22","first-page":"11","article-title":"A New Understanding of Bridge Defect Resistances and Process Interactions from Correlating Inductive Fault Analysis Predictions to Empirical Test Results","author":"spica","year":"2001","journal-title":"Proc IEEE Int l Workshop on Defect Based Testing"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2003.1197631"}],"event":{"name":"Proceedings. 18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","start":{"date-parts":[[2003,11,5]]},"location":"Boston, MA, USA","end":{"date-parts":[[2003,11,5]]}},"container-title":["Proceedings 18th IEEE Symposium on Defect and Fault Tolerance in VLSI Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250098.pdf?arnumber=1250098","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T19:12:39Z","timestamp":1738264359000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1250098\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250098","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}