{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:23:53Z","timestamp":1742401433887},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250110","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"175-182","source":"Crossref","is-referenced-by-count":2,"title":["Constrained ATPG for broadside transition testing"],"prefix":"10.1109","author":[{"family":"Xiao Liu","sequence":"first","affiliation":[]},{"given":"M.S.","family":"Hsiao","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519696"},{"key":"ref11","first-page":"237","article-title":"Accelerated Transition Fault Simulation","author":"schulz","year":"1987","journal-title":"Design Automation Conf"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670910"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966682"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894231"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"ref17","first-page":"983","article-title":"Techniques to Reduce Data Volume and Application Time for Transition Test","author":"liu","year":"2002","journal-title":"Intl Test Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998414"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510832"},{"key":"ref3","first-page":"342","article-title":"Model for Delay Faults based upon Paths","author":"smith","year":"1985","journal-title":"Intl Test Conf"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"538","DOI":"10.1109\/TEST.2001.966672","article-title":"A Case Study of the Illinois Scan Architecture","author":"hsu","year":"2001","journal-title":"Intl Test Conf"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011103"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527892"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1994.292299"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/320954.320957"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1992.527893"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250110.pdf?arnumber=1250110","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:05:49Z","timestamp":1497571549000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250110\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250110","relation":{},"subject":[]}}