{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T15:36:00Z","timestamp":1725550560837},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250112","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"191-198","source":"Crossref","is-referenced-by-count":5,"title":["Multiple scan chain design technique for power reduction during test application in BIST"],"prefix":"10.1109","author":[{"given":"D.","family":"Ghosh","sequence":"first","affiliation":[]},{"given":"S.","family":"Bhunia","sequence":"additional","affiliation":[]},{"given":"K.","family":"Roy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802888"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706917"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"key":"ref13","first-page":"140","article-title":"A Low Power Pseudo-Random BIST Technique","author":"basturkmen","year":"2002","journal-title":"Proc of the IEEE International On-Line Testing Workshop"},{"key":"ref14","first-page":"129","article-title":"Scan Architecture for Shift and Capture Cycle Power Reductions","author":"rosinger","year":"2002","journal-title":"Proc 17th IEEE International Symposium on Defect andFault Tolerance in VLSI Systems"},{"journal-title":"Introduction to Algorithms","year":"0","author":"cormen","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.892863"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639699"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.663775"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585936"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2000.856625"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.541445"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224279"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref1","first-page":"51","article-title":"Minimizing Power Dissipation in Scan Circuits During Test Application","author":"chakravarty","year":"1994","journal-title":"Proc Int l Workshop Low Power Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/92.250198"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250112.pdf?arnumber=1250112","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T15:31:52Z","timestamp":1489419112000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250112\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250112","relation":{},"subject":[]}}