{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T18:04:34Z","timestamp":1725559474796},"reference-count":15,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250116","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"225-232","source":"Crossref","is-referenced-by-count":12,"title":["Hybrid BIST time minimization for core-based systems with STUMPS architecture"],"prefix":"10.1109","author":[{"given":"G.","family":"Jervan","sequence":"first","affiliation":[]},{"given":"P.","family":"Eles","sequence":"additional","affiliation":[]},{"given":"Z.","family":"Peng","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ubar","sequence":"additional","affiliation":[]},{"given":"M.","family":"Jenihhin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/43.875306"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1007\/978-1-4757-6527-4_2"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/ISQED.2002.996750"},{"key":"ref13","first-page":"318","article-title":"Fast Test Cost Calculation for Hybrid BIST in Digital Systems","author":"ubar","year":"2001","journal-title":"Euromicro Symposium on Digital Systems Design"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ATS.2003.1250830"},{"key":"ref15","article-title":"Built-In Test for VLSI Pseudorandom Techniques","author":"bardell","year":"0","journal-title":"John Wiley and Sons 1987"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1109\/ISVD.1991.185108"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/DFTVS.2000.887168"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/92.585217"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/VTEST.1993.313316"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1145\/343647.343719"},{"doi-asserted-by":"publisher","key":"ref7","DOI":"10.1109\/ICCAD.1999.810681"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/TEST.1998.743146"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/2.544235"},{"doi-asserted-by":"publisher","key":"ref9","DOI":"10.1109\/TEST.2000.894299"}],"event":{"acronym":"DFTVS-03","name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250116.pdf?arnumber=1250116","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T15:38:12Z","timestamp":1489419492000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250116\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250116","relation":{},"subject":[]}}