{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,26]],"date-time":"2025-11-26T16:06:42Z","timestamp":1764173202841},"reference-count":3,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250117","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"235-241","source":"Crossref","is-referenced-by-count":12,"title":["A single error correcting and double error detecting coding scheme for computer memory systems"],"prefix":"10.1109","author":[{"given":"P.K.","family":"Lala","sequence":"first","affiliation":[]}],"member":"263","reference":[{"article-title":"Error-Control Coding for Computer Systems","year":"1989","author":"rao","key":"ref3"},{"article-title":"Fault-Tolerant Computer System Design","year":"1996","author":"pradhan","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250117.pdf?arnumber=1250117","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:38:13Z","timestamp":1489433893000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250117\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":3,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250117","relation":{},"subject":[]}}