{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,23]],"date-time":"2025-05-23T04:46:01Z","timestamp":1747975561399},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250119","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"250-256","source":"Crossref","is-referenced-by-count":20,"title":["Quadruple time redundancy adders [error correcting adder]"],"prefix":"10.1109","author":[{"given":"N.J.","family":"Townsend","sequence":"first","affiliation":[]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[]},{"given":"E.E.","family":"Swartzlander","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Concurrent Error Correcting Arithmetic Processors","year":"1995","author":"hsu","key":"ref10"},{"key":"ref11","article-title":"Triple time redundancy, fault-masking in byte-sliced systems","author":"butner","year":"1981","journal-title":"Tech Rep Stanford University"},{"key":"ref12","article-title":"Computer arithmetic","author":"swartzlander","year":"2002","journal-title":"The Computer Engineering Handbook"},{"journal-title":"Principles of CMOS VLSI Design","year":"1993","author":"weste","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800076.802482"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MM.1984.291277"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1676055"},{"journal-title":"Design and Analysis of Fault-Tolerant Digital Systems","year":"1989","author":"johnson","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/4.281"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1992.224350"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1992.202272"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1978.1675011"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313328"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250119.pdf?arnumber=1250119","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T09:05:17Z","timestamp":1585645517000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250119\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250119","relation":{},"subject":[]}}