{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:05:47Z","timestamp":1742378747749},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250120","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"257-264","source":"Crossref","is-referenced-by-count":5,"title":["Error correcting codes for crosstalk effect minimization [system buses]"],"prefix":"10.1109","author":[{"given":"D.","family":"Rossi","sequence":"first","affiliation":[]},{"given":"S.","family":"Cavallotti","sequence":"additional","affiliation":[]},{"given":"C.","family":"Metra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/12.862216"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/SBCCI.1998.715447"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766651"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2001.902709"},{"journal-title":"Fault Tolerant Computing Theory and Techniques","year":"1986","author":"pradhan","key":"ref14"},{"journal-title":"Error Control Coding for Computer Systems","year":"1989","author":"rao","key":"ref15"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2002.1030176"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1109\/OLT.2003.1214368","article-title":"Power Consumption of Fault-Tolerant Bus: the Active Elements","author":"rossi","year":"2003","journal-title":"Proc 9th IEEE On-Line Testing Symp"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2003.1214401"},{"key":"ref19","first-page":"316","article-title":"Reduction of Interconnect Delay by Exploiting Cross-talk","author":"van dijk","year":"2001","journal-title":"Proc ESS-CIRC"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.802276"},{"key":"ref3","first-page":"169","article-title":"High-level Crosstalk Defect Simulation for System-on-Chip Interconnects","author":"bai","year":"2001","journal-title":"Proceedings of VLSI Test Symposium"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HIS.2001.946705"},{"journal-title":"Analysis and Design of Integrated Electronic Circuits","year":"1987","author":"chirlian","key":"ref5"},{"journal-title":"Self-Checking and Fault-Tolerant Digital Design","year":"2001","author":"lala","key":"ref8"},{"key":"ref7","first-page":"50","article-title":"Global Wire Bus Configuration with Minimum Delay Uncertainty","author":"huang","year":"2003","journal-title":"DATE"},{"key":"ref2","first-page":"60","article-title":"Implementation and Evaluation of a Soft-Error Detecting Technique","author":"anghel","year":"1999","journal-title":"Proc of 5th IEEE Int On-Line Testing Work"},{"year":"2001","key":"ref1","article-title":"The 2001 National Technology Roadmap for Semiconductors"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743195"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968598"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250120.pdf?arnumber=1250120","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,4,21]],"date-time":"2018-04-21T10:25:50Z","timestamp":1524306350000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250120\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250120","relation":{},"subject":[]}}