{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:02Z","timestamp":1759147202668},"reference-count":30,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250121","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"267-276","source":"Crossref","is-referenced-by-count":13,"title":["View from the bottom: nanometer technology AC parametric failures - why, where, and how to detect"],"prefix":"10.1109","author":[{"given":"C.","family":"Hawkins","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Keshavarzi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Segura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196111"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/4.953485"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527983"},{"key":"ref12","first-page":"1051","article-title":"Multiple-parameter CMOS IC testing with increased sensitivity for IDDQ","author":"keshavarzi","year":"2000","journal-title":"Int Test Conf (ITC)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1033790"},{"key":"ref14","first-page":"101","article-title":"The future of delta IDDQ testing","author":"krusman","year":"2002","journal-title":"Int Test Conf (ITC)"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041819"},{"key":"ref16","first-page":"738","author":"maxwell","year":"1999","journal-title":"Current ratios A self-scaling technique for production IDDQ testing Int Test Conf (ITC)"},{"key":"ref17","first-page":"724","author":"miller","year":"1999","journal-title":"IDDQ testing in deep submicron integrated circuits Int Test Conf (ITC)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.1999.799444"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.998626"},{"key":"ref28","article-title":"My head hurts, my timing stinks, and I dont love on-chip variation","author":"weber","year":"2002","journal-title":"Synopsis User Group Meeting SNUGBoston02"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557153"},{"key":"ref27","first-page":"343","article-title":"Death, taxes, and failing chips","author":"visweswariah","year":"2003","journal-title":"Design Auto Conf"},{"journal-title":"High Speed CMOS Design Styles","year":"1998","author":"bernstein","key":"ref3"},{"key":"ref6","first-page":"92","article-title":"Neighbor selection for variance reduction","author":"daasch","year":"2001","journal-title":"IDDQ and other parametric data Int Test Conf (ITC)"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.649463"},{"article-title":"Soft Defect Localization (SDL) on ICs, International Symposium on Test and Failure Analysis (ISTFA)","year":"2002","author":"bruce","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/5.920582"},{"key":"ref7","first-page":"360","article-title":"Relation between breakdown mode and breakdown location in short channel NMOSFETs","author":"degraeve","year":"2001","journal-title":"International Reliability Physics Symposium (IRPS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805769"},{"journal-title":"International Technology Roadmap for Semiconductors","year":"2001","key":"ref9"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"406","DOI":"10.1109\/RELPHY.2003.1197782","article-title":"A phenomenological theory of correlated multiple soft-breakdown events in ultr-thin gate dielectrics","author":"alam","year":"2003","journal-title":"International Reliability Physics Symposium (IRPS)"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743152"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041749"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/RELPHY.2003.1197713"},{"key":"ref24","first-page":"479","author":"singh","year":"1995","journal-title":"IDDQ testing of CMOS opens An experimental study International Test Conference (ITC)"},{"journal-title":"CMOS Electronics How It Works How It Fails","year":"2003","author":"segura","key":"ref23"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.803944"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/5.920579"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250121.pdf?arnumber=1250121","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:05:48Z","timestamp":1497585948000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250121\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":30,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250121","relation":{},"subject":[]}}