{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:00:28Z","timestamp":1759147228290},"reference-count":16,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250141","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"433-440","source":"Crossref","is-referenced-by-count":57,"title":["Partial error masking to reduce soft error failure rate in logic circuits"],"prefix":"10.1109","author":[{"given":"K.","family":"Mohanram","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.A.","family":"Touba","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051741"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1201\/9781439863961","author":"siewiorek","year":"1998","journal-title":"Reliable Computer Systems Design and Evaluation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref13","first-page":"2002","article-title":"Developing Standard Cells for TSMC 0.25? Technology under MOSIS DEEP Rules","author":"sulistyo","year":"2002","journal-title":"Dept of Electrical and Computer Engineering Virginia Tech"},{"key":"ref14","first-page":"205","article-title":"Quadded Logic","author":"tryon","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"},{"key":"ref15","article-title":"Logic Synthesis and Optimization Benchmarks User Guide","author":"yang","year":"1991","journal-title":"Technical Report 1991-IWLS-UG-Saevang"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0003"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1994.315626"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/23.903813"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271075"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/23.903816"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008244815697"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/rd.401.0109"},{"journal-title":"Error Detection Circuits","year":"1993","author":"g\u00f6ssel","key":"ref2"},{"key":"ref1","first-page":"99","article-title":"New Methods for Evaluating the Impact of Single Event Transients in VDSM ICs","author":"alexandrescu","year":"2002","journal-title":"Proc Defect and Fault Tolerance Symposium"},{"journal-title":"Failure-Tolerant Computer Design","year":"1965","author":"pierce","key":"ref9"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250141.pdf?arnumber=1250141","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,31]],"date-time":"2020-03-31T05:05:10Z","timestamp":1585631110000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250141\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250141","relation":{},"subject":[]}}