{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T10:32:50Z","timestamp":1742380370516},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250142","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"443-450","source":"Crossref","is-referenced-by-count":9,"title":["An integrated design approach for self-checking FPGAs"],"prefix":"10.1109","author":[{"given":"C.","family":"Bolchini","sequence":"first","affiliation":[]},{"given":"F.","family":"Salice","sequence":"additional","affiliation":[]},{"given":"D.","family":"Sciuto","sequence":"additional","affiliation":[]},{"given":"R.","family":"Zavaglia","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2000.855275"},{"journal-title":"Version 5 6x 1998","article-title":"Modeltech Inc","year":"0","key":"ref11"},{"journal-title":"Synplify Pro 7 2 2 Release Notes","article-title":"Synplicity Inc","year":"2003","key":"ref12"},{"journal-title":"Virtex-II Platform FPGA Handbook","year":"2001","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296525"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887167"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010496"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/OLT.2001.937813"},{"key":"ref18","article-title":"Logic synthesis and optimization benchmarks user guide","author":"yang","year":"1991","journal-title":"Rep Microelectronics Center of North Carolina"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1995.476956"},{"key":"ref3","first-page":"60","article-title":"Designing self-checking FPGAs through error detection codes","author":"bolchini","year":"2002","journal-title":"Proc of Int Symp on Defect and Fault Tolerance in VLSI Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732171"},{"journal-title":"VHDLParser","year":"0","author":"dangberg","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2000.887151"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802900"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1999.802891"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/92.920830"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.656073"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250142.pdf?arnumber=1250142","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T18:43:38Z","timestamp":1489430618000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250142\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250142","relation":{},"subject":[]}}