{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T11:38:18Z","timestamp":1725709098520},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250145","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"467-474","source":"Crossref","is-referenced-by-count":6,"title":["Redundancy, repair, and test features of a 90nm embedded SRAM generator"],"prefix":"10.1109","author":[{"given":"R.","family":"Aitken","sequence":"first","affiliation":[]},{"given":"N.","family":"Dogra","sequence":"additional","affiliation":[]},{"given":"D.","family":"Gandhi","sequence":"additional","affiliation":[]},{"given":"S.","family":"Becker","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/505348.505365"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.144.0395"},{"key":"ref12","first-page":"851","article-title":"Yield Modeling","author":"ross","year":"2000","journal-title":"Handbook of Semiconductor Manufacturing Technology"},{"journal-title":"IEEE P1500 draft standard","year":"0","key":"ref13"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894248"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805645"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041757"},{"journal-title":"High Performance Memory Testing Design Principles Fault Modeling and Self-Test","year":"2002","author":"adams","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.556976"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041760"},{"journal-title":"Testing Semiconductor Memories Theory and Practice","year":"1991","author":"van de goor","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.243.0291"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1997.639629"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250145.pdf?arnumber=1250145","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T19:00:45Z","timestamp":1489431645000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250145\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250145","relation":{},"subject":[]}}