{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T05:54:03Z","timestamp":1729662843847,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250149","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"503-510","source":"Crossref","is-referenced-by-count":7,"title":["Efficient test data decompression for system-on-a-chip using an embedded FPGA core"],"prefix":"10.1109","author":[{"family":"Gang Zeng","sequence":"first","affiliation":[]},{"family":"Hideo Ito","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041776"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"36","DOI":"10.1109\/MDT.2002.1047742","article-title":"Energy Advantages of Microprocessor Platforms with On-Chip Configurable Logic","volume":"19","author":"greg","year":"2002","journal-title":"IEEE Design & Test"},{"journal-title":"Altera Inc","year":"0","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.998630"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929724"},{"key":"ref3","first-page":"187","article-title":"A Hybrid ASIC and FPGA Architecture","author":"zuchowski","year":"2002","journal-title":"Proc of IEEE\/ACM International Conference on Computer Aided Design (ICCAD)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016505926570"},{"key":"ref5","first-page":"65","article-title":"Adding Reconfigurable Logic to SOC Design","volume":"18","year":"2001","journal-title":"IEEE Design&Test of Computers"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1999.766654"},{"key":"ref7","first-page":"198","article-title":"Matrix-Based Test Vector Decompression Using an Embedded Processor","author":"balakrishnan","year":"2001","journal-title":"Proc of VLSI Test Symposium"},{"key":"ref2","article-title":"Using Embedded FPGAs for SOC Yield Improvement","author":"abramovici","year":"2002","journal-title":"Proc ACM\/IEEE Design Automation Conf (DAC)"},{"key":"ref1","first-page":"130","article-title":"Testing Embedded Core Based System Chips","author":"zorian","year":"1998","journal-title":"Proc of Int Test Conf"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915015"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250149.pdf?arnumber=1250149","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:05:48Z","timestamp":1497571548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250149\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250149","relation":{},"subject":[]}}