{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T16:22:02Z","timestamp":1725553322933},"reference-count":20,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250150","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"511-518","source":"Crossref","is-referenced-by-count":8,"title":["A unified SOC test approach based on test data compression and TAM design"],"prefix":"10.1109","author":[{"given":"V.","family":"Iyengar","sequence":"first","affiliation":[]},{"given":"A.","family":"Chandra","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016541407006"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","article-title":"Silicon Industry Association (SIA)","year":"2001","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1023\/A:1014916913577"},{"key":"ref13","first-page":"253","article-title":"On using rectangle packing for SOC wrapper\/TAM cooptimization","author":"iyengar","year":"2002","journal-title":"Proc VLSI Test Symp"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743186"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011118"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994970"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915014"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016545607915"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041802"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966671"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/54.953275"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011147"},{"key":"ref5","first-page":"54","article-title":"A geometric-primitives-based compression scheme for testing systems-on-chip","author":"ei-maleh","year":"2001","journal-title":"Proc VLSI Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144279"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998363"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-1113-7","author":"chakrabarty","year":"2002","journal-title":"Test Resource Partitioning for System-on-a-Chip"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966696"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1998.670873"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990250"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250150.pdf?arnumber=1250150","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:05:48Z","timestamp":1497571548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250150\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250150","relation":{},"subject":[]}}