{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:57:39Z","timestamp":1729609059840,"version":"3.28.0"},"reference-count":31,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250154","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"547-554","source":"Crossref","is-referenced-by-count":3,"title":["Exploiting instruction redundancy for transient fault tolerance [microprocessor applications]"],"prefix":"10.1109","author":[{"given":"T.","family":"Sato","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2002.1003565"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645812"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305239"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2001.953293"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1109\/ISCA.2002.1003566","article-title":"Detailed design and implementation of redundant multithreading alternatives","author":"mukherjee","year":"2002","journal-title":"29th International Symposium on Computer Architecture"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/237090.237140"},{"key":"ref14","article-title":"High availability and reliability in the Itanium processor","volume":"20","author":"quach","year":"2000","journal-title":"IEEE Micro"},{"key":"ref15","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.2001.991120","article-title":"Dual use of superscalar datapath for transient-fault detection and recovery","author":"ray","year":"2001","journal-title":"34th Int Symp on Microarchitecture"},{"key":"ref16","first-page":"25","article-title":"Transient fault detection via simultaneous multithreading","author":"reinhardt","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645805"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1999.781037"},{"key":"ref19","article-title":"Managing problems at high speed","volume":"31","author":"rubinfeld","year":"1998","journal-title":"IEEE Computer"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1147\/rd.435.0863"},{"journal-title":"Compaq Computer Corp","article-title":"Data integrity for Compaq NonStop Himalaya servers","year":"1999","key":"ref4"},{"key":"ref27","article-title":"REESE: a method of soft error detection in microprocessors","author":"somani","year":"2001","journal-title":"Intl Conf Dependable Systems and Networks"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref6","article-title":"The microarchitecture of the Peitium 4 processor","author":"hinton","year":"2001","journal-title":"Intel Technical Journal"},{"key":"ref29","first-page":"392","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"journal-title":"White Paper","article-title":"SPARC64 V microprocessor provides foundation for PRIMPOWER performance and reliability leadership","year":"2002","key":"ref5"},{"key":"ref8","article-title":"SSD: an affordable fault tolerant architecture for superscalar processors","author":"kim","year":"2001","journal-title":"8th Int Symp on Dependable Computing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1998.727028"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.461.0077"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICDSN.2000.857578"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1999.809458"},{"key":"ref20","article-title":"Tolerating transient faults through an instruction reissue mechanism","author":"sato","year":"2001","journal-title":"Int Conf on Parallel and Distributed Computing Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/S0141-9331(01)00140-5"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2001.952100"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604688"},{"key":"ref23","article-title":"Error detection and handling in a su-perscalar, speculative out-of-order execution processor system","author":"saxena","year":"1995","journal-title":"25th Fault-tolerant Computing Symp"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/FTCS.1989.105616"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250154.pdf?arnumber=1250154","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:05:48Z","timestamp":1497571548000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250154\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":31,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250154","relation":{},"subject":[]}}