{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,4,5]],"date-time":"2025-04-05T00:28:51Z","timestamp":1743812931892,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dftvs.2003.1250156","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"563-570","source":"Crossref","is-referenced-by-count":12,"title":["Fault tolerant design of combinational and sequential logic based on a parity check code"],"prefix":"10.1109","author":[{"given":"S.","family":"Almukhaizim","sequence":"first","affiliation":[]},{"given":"Y.","family":"Makris","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/54.485779"},{"journal-title":"Error Detection Circuits","year":"1993","author":"gossel","key":"ref3"},{"key":"ref10","first-page":"280","article-title":"Design of built-in self-checking monitoring circuits for combinational devices","volume":"35","author":"sogomonyan","year":"1974","journal-title":"Automation and Remote Control"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.644041"},{"key":"ref11","article-title":"SIS: a system for sequential circuit synthesis","author":"sentovich","year":"1992","journal-title":"ERL MEMO No UCB\/ERL M92\/41"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/92.285745"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894311"},{"key":"ref7","first-page":"672","article-title":"Finite state machine synthesis with concurrent error detection","author":"zeng","year":"1999","journal-title":"Proceedings of the IEEE International Test Conference"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1996.557122"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.62.0200"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894217"}],"event":{"name":"18th IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems","acronym":"DFTVS-03","location":"Boston, MA, USA"},"container-title":["Proceedings. 16th IEEE Symposium on Computer Arithmetic"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8839\/27973\/01250156.pdf?arnumber=1250156","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T15:19:35Z","timestamp":1489418375000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1250156\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dftvs.2003.1250156","relation":{},"subject":[]}}