{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T18:02:20Z","timestamp":1761847340056,"version":"build-2065373602"},"reference-count":40,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T00:00:00Z","timestamp":1758067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,9,17]],"date-time":"2025-09-17T00:00:00Z","timestamp":1758067200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,9,17]]},"DOI":"10.1109\/ds-rt68115.2025.11185088","type":"proceedings-article","created":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T17:31:15Z","timestamp":1761672675000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["Comparing the Run-Time Behavior of Modern PDES Engines on PowerPC and x86 Architectures"],"prefix":"10.1109","author":[{"given":"Romolo","family":"Marotta","sequence":"first","affiliation":[{"name":"University of Rome Tor Vergata,DICII"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Francesco","family":"Quaglia","sequence":"additional","affiliation":[{"name":"University of Rome Tor Vergata,DICII"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"issue":"7","key":"ref1","doi-asserted-by":"crossref","first-page":"40","DOI":"10.1145\/2508834.2513149","article-title":"Numa (non-uniform memory access): An overview","volume":"11","author":"Lameter","year":"2013","journal-title":"ACM Queue"},{"volume-title":"Computer Architecture, Sixth Edition: A Quantitative Approach","year":"2017","author":"Hennessy","key":"ref2"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/3200921.3200931"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/S0743-7315(02)00004-7"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30182-0_63"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DS-RT62209.2024.00022"},{"volume-title":"PARSIR: PARallel SImulation Runner","year":"2024","author":"Quaglia","key":"ref7"},{"volume-title":"The ultimate share-everything simulation platform","year":"2025","key":"ref8"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2013.193"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/WSC.1999.816902"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/2486092.2486134"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/PADS.1998.685277"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/j.simpat.2015.05.011"},{"volume-title":"IBM POWER8 Outperforms x86 on STAC Bench-marks","year":"2025","author":"Hemsoth","key":"ref14"},{"issue":"6","key":"ref15","first-page":"1035","article-title":"Comparative performance evaluation of ibm power8, ibm power9 and intel xeon platinum processors using the nas parallel benchmarks","volume":"9","author":"Huarte","year":"2020","journal-title":"Electronics"},{"issue":"1","key":"ref16","first-page":"37","article-title":"Performance metrics investigation of container-based hpc environments: comparison study between x86 and openpower systems","volume":"12","author":"Awad","year":"2023","journal-title":"Journal of Cloud Computing"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3387940.3392225"},{"key":"ref18","article-title":"PREBA: A hardware\/software co-design for multi-instance gpu ai inference servers","volume-title":"Proceedings of the 2024 IEEE International Symposium on High-Performance Computer Architecture","author":"Zhang","year":"2024"},{"key":"ref19","first-page":"102345","article-title":"Hw\/sw co-design for integrated ai systems: Challenges, use cases, and future directions","volume":"130","author":"Muller","year":"2023","journal-title":"Journal of Systems Architecture"},{"volume-title":"Hardware-software codesign for high-performance cloud networks","year":"2020","author":"Li","key":"ref20"},{"key":"ref21","first-page":"273","article-title":"Hardware-software co-design of slimmed optical neural networks","volume-title":"Proceedings of the 16th ACM International Conference on Computing Frontiers","author":"Zhou","year":"2019"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1016\/j.jpdc.2021.10.009"},{"issue":"6","key":"ref23","first-page":"66","article-title":"Hardware-software co-design for real-time la-tency-accuracy tradeoffs in image recognition","volume":"43","author":"Wang","year":"2023","journal-title":"IEEE Micro"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/3302259"},{"key":"ref25","first-page":"1","article-title":"Fpga based adaptive hardware acceleration for multiple deep neural network models","volume-title":"2021 IEEE International Symposium on Circuits and Systems (ISCAS)","author":"Chen","year":"2021"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1007\/s00778-019-00581-w"},{"key":"ref27","first-page":"1234","article-title":"Piranha: A gpu platform for secure computation","volume-title":"31st USENIX Security Symposium","author":"Watson","year":"2022"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1002\/cpe.5807"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/3384441.3395985"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/3573900.3591117"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1250734.1250777"},{"key":"ref32","first-page":"1","article-title":"Architectures for fast and flexible software routers","volume-title":"Proceedings of the 2015 ACM Conference on Emerging Networking Experiments and Technologies","author":"Doe","year":"2015"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2021.3139463"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/3446237"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/3013528"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1177\/00375497231158930"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1145\/3635163"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1145\/3639703"},{"volume-title":"An introduction to cpu performance benchmarks and how this applies to the home market - arm whitepaper","year":"2021","key":"ref39"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/7693.975444"}],"event":{"name":"2025 29th International Symposium on Distributed Simulation and Real Time Applications (DS-RT)","start":{"date-parts":[[2025,9,17]]},"location":"Prague, Czech Republic","end":{"date-parts":[[2025,9,19]]}},"container-title":["2025 29th International Symposium on Distributed Simulation and Real Time Applications (DS-RT)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11185057\/11185078\/11185088.pdf?arnumber=11185088","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T17:57:29Z","timestamp":1761847049000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11185088\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,9,17]]},"references-count":40,"URL":"https:\/\/doi.org\/10.1109\/ds-rt68115.2025.11185088","relation":{},"subject":[],"published":{"date-parts":[[2025,9,17]]}}}