{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,28]],"date-time":"2025-11-28T17:00:08Z","timestamp":1764349208483},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/dsc47296.2019.8937558","type":"proceedings-article","created":{"date-parts":[[2020,1,3]],"date-time":"2020-01-03T01:21:46Z","timestamp":1578014506000},"source":"Crossref","is-referenced-by-count":10,"title":["Persistent Fault Injection in FPGA via BRAM Modification"],"prefix":"10.1109","author":[{"given":"Yiran","family":"Zhang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fan","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bolin","family":"Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guorui","family":"Xu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bin","family":"Shao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xinjie","family":"Zhao","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kui","family":"Ren","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-29656-7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-69053-0_4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052259"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FDTC.2013.18"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.46586\/tches.v2018.i3.150-172"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.2010.5724744"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/2629552"},{"key":"ref8","volume-title":"Virtex-5 FPGA Configuration User Guide"},{"key":"ref9","volume-title":"Virtex-5 FPGA User Guide","author":"Bhasin"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/IECON.2007.4460363"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126607003873"}],"event":{"name":"2019 IEEE Conference on Dependable and Secure Computing (DSC)","location":"Hangzhou, China","start":{"date-parts":[[2019,11,18]]},"end":{"date-parts":[[2019,11,20]]}},"container-title":["2019 IEEE Conference on Dependable and Secure Computing (DSC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8930388\/8937557\/08937558.pdf?arnumber=8937558","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,24]],"date-time":"2024-01-24T00:14:49Z","timestamp":1706055289000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8937558\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsc47296.2019.8937558","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}