{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T08:46:32Z","timestamp":1748335592944,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115348","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"28-35","source":"Crossref","is-referenced-by-count":1,"title":["Enhanced configurable parallel memory architecture"],"prefix":"10.1109","author":[{"given":"J.","family":"Vanne","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Aho","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.","family":"Kuusilinna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Hamalainen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","first-page":"246","author":"g\u00f6ssel","year":"1994","journal-title":"Memory Architecture & Parallel Access Elsevier Scicnce B V"},{"key":"ref3","first-page":"170","article-title":"Synthesis of XOR Storage Schemes with Different Cost for Minimization of Memory Contention","author":"chen","year":"1991","journal-title":"Proceedings of the 25th Euroenicro Conference"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/146628.140400"},{"key":"ref6","article-title":"Configurable Parallel Memory Implementation for Systemn-on-Chip Designs","author":"vanne","year":"2002","journal-title":"Accepted to the International Workshop on System-on-Chip for Real-Time Applications"},{"key":"ref5","first-page":"390","article-title":"Configurable Address Computation in a Parallel Memory Architecture","author":"aho","year":"2001","journal-title":"Advances in Signal Processing and Computer Technologies"},{"key":"ref8","first-page":"34","article-title":"Scalar Program Performance on Multiple-Instruction-IssueProcessors with a Limited Number of Registers","author":"mahlke","year":"1952","journal-title":"Proceedings of the 25th Hawaii International Conference on Systems Sciences"},{"key":"ref7","first-page":"310","article-title":"Co-Simulmion of Configurahle Parallel Memory Architecture and Processor","author":"vanne","year":"2002","journal-title":"Proceedings of the IEEE International Workshop on Design and Diagnostics its of Electronic Circuits and Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1971.223171"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"78","DOI":"10.1145\/232974.232983","article-title":"Memory Bandwidth Limitations of Future Microprocessors","volume":"24","author":"burger","year":"1996","journal-title":"Computer Architecture News"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/54.922799"}],"event":{"name":"Euromicro Symposium on Digital System Design. DSD'2002","acronym":"DSD-02","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115348.pdf?arnumber=1115348","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:09Z","timestamp":1497552309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115348\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115348","relation":{},"subject":[]}}