{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:38:01Z","timestamp":1729618681960,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115354","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"78-85","source":"Crossref","is-referenced-by-count":0,"title":["The synthesis of a hardware scheduler for non-manifest loops"],"prefix":"10.1109","author":[{"given":"O.","family":"Mansour","sequence":"first","affiliation":[]},{"given":"E.","family":"Molenkamp","sequence":"additional","affiliation":[]},{"given":"T.","family":"Krol","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3636-9"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/341800","article-title":"On the Scheduling of Variable Latency Functional Units","author":"muller","year":"0","journal-title":"11th ACM Symposium on Parallel Algorithms and Architectures SPAA'99"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.875270"},{"year":"0","key":"ref5"},{"key":"ref7","article-title":"Telescopic units: A new Paradigm for performance optimization of VLSI designs","volume":"19","author":"benini","year":"2000","journal-title":"IEEE Trans Computer-Aided Design of Integrated Circuits and Systems"},{"article-title":"Multidimensional Periodic Scheduling","year":"1995","author":"verhaegh","key":"ref2"},{"key":"ref1","article-title":"Scheduling and Allocation of Non-Manifest Loops on Hardware Graph Models","author":"mansour","year":"2001","journal-title":"Proceedings of the PROGRESS"}],"event":{"name":"Euromicro Symposium on Digital System Design. DSD'2002","acronym":"DSD-02","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115354.pdf?arnumber=1115354","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,26]],"date-time":"2023-04-26T15:30:19Z","timestamp":1682523019000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115354\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115354","relation":{},"subject":[]}}