{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T10:29:55Z","timestamp":1725704995345},"reference-count":7,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115362","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"140-147","source":"Crossref","is-referenced-by-count":3,"title":["Parallel multimedia processor using customised Infineon TriCores"],"prefix":"10.1109","author":[{"given":"A.","family":"Wahyudi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Omondi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/82.219839"},{"key":"ref3","first-page":"238","article-title":"A Parallel Architecture for High Speed Data Compression","author":"reif","year":"1990","journal-title":"Frontiers of Massively Parallel Computation 1990 Proceedings 3rd Symposium on the"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/76.388064"},{"journal-title":"published by Infineon Technologies","article-title":"TriCore Architecture Manual v1.3.1","year":"2001","key":"ref5"},{"article-title":"Image and Video Compression Standards, Algorithm and Architectures","year":"1995","author":"bhaskaran","key":"ref7"},{"article-title":"Embedded Processing for Multimedia Algorithm","year":"2002","author":"wahyudi","key":"ref2"},{"key":"ref1","first-page":"128","article-title":"A Multimedia Evaluation of Infineon TriCore","author":"wahyudi","year":"2000","journal-title":"IEEE International Symposium on Consumer Electronics (ISCE 2007)"}],"event":{"name":"Euromicro Symposium on Digital System Design. DSD'2002","acronym":"DSD-02","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115362.pdf?arnumber=1115362","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:37:48Z","timestamp":1489441068000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115362\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115362","relation":{},"subject":[]}}