{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:13:38Z","timestamp":1730214818339,"version":"3.28.0"},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2002]]},"DOI":"10.1109\/dsd.2002.1115368","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"187-194","source":"Crossref","is-referenced-by-count":0,"title":["Integrated design and test generation under internet based environment MOSCITO"],"prefix":"10.1109","author":[{"given":"A.","family":"Schneider","sequence":"first","affiliation":[{"name":"Fraunhofer Inst. for Integrated Circuits, Germany"}]},{"given":"K.-H.","family":"Diener","sequence":"additional","affiliation":[{"name":"Fraunhofer Inst. for Integrated Circuits, Germany"}]},{"given":"E.","family":"Ivask","sequence":"additional","affiliation":[]},{"given":"R.","family":"Ubar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Defect Oriented TPG for combined IDDQ - Voltage Testing of Combinational Circuits","author":"gramatova","year":"0","journal-title":"Proceedings of ETW 2000"},{"key":"ref11","first-page":"52","article-title":"Fault Simulation for Combined IDDQ - Voltage Tesing of Combinatorial Circuits","author":"gramatova","year":"0","journal-title":"Proc of DDECS'00"},{"key":"ref12","first-page":"163","article-title":"Defect-Oriented Library Builder and Hierarchical Test Generation","author":"cib\u00e1kov\u00e1","year":"0","journal-title":"Proceedings of DDECS”001"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1982.235571"},{"key":"ref14","first-page":"163","article-title":"Defect-Oriented Library Builder and Hierarchical Test Generation","author":"cibakova","year":"2001","journal-title":"Proc of DDECS'01"},{"key":"ref15","first-page":"131","article-title":"Defect-oriented Test Generation Using Probabilistic Estimation","author":"cibakova","year":"2001","journal-title":"MIXDES'01"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"698","DOI":"10.1145\/196244.196619","article-title":"sequential circuit test generation in a genetic algorithm framework","author":"rudnick","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1991.206393"},{"journal-title":"MOSCITO","year":"0","key":"ref18"},{"journal-title":"Agents in Discrete Event Simulation","year":"0","author":"uhrmacher","key":"ref19"},{"key":"ref4","article-title":"A Uniform Test Generation Technique for Hardware\/Software Systems","author":"jervan","year":"1999","journal-title":"IEEE European Test Workshop (ETW99)"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/278241.278293"},{"key":"ref6","first-page":"736","article-title":"Sequential Circuit Test Generation Using Decision Diagram Models","author":"raik","year":"1999","journal-title":"Proc IEEE DATE"},{"key":"ref5","first-page":"291","article-title":"High-Level Test Synthesis with Hierarchical Test Generation","author":"jervan","year":"1999","journal-title":"17th NORCHIP Conference"},{"key":"ref8","first-page":"145","article-title":"Feasibility of Structurally Synthesized BDD Models for Test Generation","author":"raik","year":"1998","journal-title":"Proc ETW"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1023\/A:1008335130158","article-title":"Fast Test Pattern Generation for Sequential Circuits Using DD Representations","volume":"16","author":"raik","year":"2000","journal-title":"J of Electronic Testing Theory and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998273"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1117\/12.405441"},{"key":"ref9","first-page":"141","article-title":"Multi-Valued Simulation of Digital Circuits with Structurally Synthesized BDDs","volume":"4","author":"ubar","year":"1998"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378534"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/266021.266283"},{"key":"ref21","first-page":"1","article-title":"The Integrated Simulation Environment TEN T","volume":"0","author":"schreiber","year":"2000","journal-title":"Concurrency - Practice and Experience"},{"journal-title":"C-LAB Astai(R)","year":"0","key":"ref24"},{"key":"ref23","first-page":"46","article-title":"The Chamois Component-Based Knowledge Engineering Framework","author":"kim","year":"2002","journal-title":"IEEE Transactions on Computer"}],"event":{"name":"Proceedings Euromicro Symposium on Digital System Design. DSD'2002","start":{"date-parts":[[2002,9,4]]},"location":"Dortmund, Germany","end":{"date-parts":[[2002,9,6]]}},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115368.pdf?arnumber=1115368","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T05:44:16Z","timestamp":1623131056000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1115368\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115368","relation":{},"subject":[],"published":{"date-parts":[[2002]]}}}