{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:13:41Z","timestamp":1730214821230,"version":"3.28.0"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115373","type":"proceedings-article","created":{"date-parts":[[2003,6,26]],"date-time":"2003-06-26T01:03:42Z","timestamp":1056589422000},"page":"226-233","source":"Crossref","is-referenced-by-count":11,"title":["Reconfigurable hardware implementation of Montgomery modular multiplication and parallel binary exponentiation"],"prefix":"10.1109","author":[{"given":"N.","family":"Nedjah","sequence":"first","affiliation":[]},{"given":"L.","family":"de Macedo Mourelle","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Simulation Model for Hardware implementation of modular multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of WSES\/IEEE International Conference on Simulation"},{"key":"ref11","article-title":"Reduced Hardware Architecture for the Montgomery Modular Multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of the third WSEAS\/IEEE Symposium Mathematical Methods and Computational Techniques in Electrical Engineering"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"journal-title":"VHDL - Analysis and Modeling of Digital Systems","year":"1998","author":"navabi","key":"ref13"},{"journal-title":"Foundation Series Software","year":"0","key":"ref14"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.277287"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/12.210181"},{"journal-title":"Fast Multiplication Algorithms and Implementation","year":"1994","author":"bewick","key":"ref6"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1093\/qjmam\/4.2.236"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1995","author":"rabaey","key":"ref8"},{"key":"ref7","volume":"33","author":"walter","year":"1990","journal-title":"A verification of Brickell's fast modular multiplication algorithm International Journal of Computer Mathematics"},{"key":"ref2","first-page":"368","volume":"435","author":"brickell","year":"1989","journal-title":"A survey of hardware implementation of RSA Proceedings of CRYPTO'98 Lecture Notes in Computer Science"},{"key":"ref1","first-page":"120","volume":"21","author":"rivest","year":"1978","journal-title":"A method for obtaining digital signature and public-key cryptosystems Communications of the ACM"},{"key":"ref9","article-title":"Yet another implementation of modular multiplication","author":"nedjah","year":"2001","journal-title":"Proceedings of 13th Symposium of Computer Architecture and High Performance Computing IFIP"}],"event":{"name":"Euromicro Symposium on Digital System Design. DSD'2002","acronym":"DSD-02","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115373.pdf?arnumber=1115373","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T21:37:24Z","timestamp":1489441044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115373\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115373","relation":{},"subject":[]}}