{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:35:27Z","timestamp":1729676127587,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115379","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"276-282","source":"Crossref","is-referenced-by-count":0,"title":["Improving mW\/MHz ratio in FPGAs pipelined designs"],"prefix":"10.1109","author":[{"given":"O.","family":"Cadenas","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"G.","family":"Megson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"1995","author":"hennessy","journal-title":"Computer Architecture A Quantitative Approach","key":"ref10"},{"key":"ref11","first-page":"37","volume":"15","author":"kung","year":"1982","journal-title":"Why systolic architectures? Computer"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1109\/DSD.2001.952298"},{"key":"ref13","first-page":"1435","volume":"33","author":"megson","year":"1997","journal-title":"Scalar quantization using a fast systolic array Electronics Letters"},{"year":"2000","author":"cadenas","journal-title":"Quantitative evaluation of three reconfiguration strategies on FPGAs A case study Proc of the Fourth International Conference on High Performance Computing in Asia-Paci c Region","key":"ref14"},{"year":"0","key":"ref15"},{"year":"2001","journal-title":"Xilinx Inc XPower Tutorial FPGA Design","key":"ref16"},{"year":"1996","author":"sayood","article-title":"Introduction to data compression","key":"ref17"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/92.678880"},{"key":"ref19","first-page":"420","article-title":"An n-bit reconfigurable scalar quantiser. Field Programmable Logic and Applications","author":"cadenas","year":"2001","journal-title":"FPL2001 LNCS 2147"},{"key":"ref4","first-page":"26","author":"wenande","year":"2001","journal-title":"Xilinx takes power analysis to new levels with Xpower Xcell Journal Issue 41 Xilinx Inc"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1145\/329166.329207","article-title":"Power estimation approach for SRAM-based FPGAs","author":"wei\u00df","year":"2000","journal-title":"Proceedings of the 2000 ACM\/SIGDA eighth international symposium on Field programmable gate arrays February 10-11"},{"key":"ref6","first-page":"8","author":"kaul","year":"2001","journal-title":"Leveraging ASIC Expertise for platform FP-GAs Xcell Journal Issue 41 Xilinx Inc"},{"key":"ref5","volume":"1","author":"benini","year":"2001","journal-title":"Designing low-power circuits practical recipes IEEE Circuits and Systems Magazine"},{"year":"0","author":"ruan","article-title":"A bipartition-codec architecture to reduce power in pipelined circuits Proc. of the Int. Conf. on Computer-Aided Design","key":"ref8"},{"year":"0","key":"ref7"},{"year":"1996","journal-title":"Actel Corp Predicting the power dissipation of Actel FPGAs Application Note","key":"ref2"},{"year":"2001","journal-title":"Altera Corp Evaluating power for Altera devices Application Note 74 Version 3 1","key":"ref1"},{"year":"1980","author":"seitz","journal-title":"System Timing Chap 7 in Introduction to VLSI Systems C A Mead and L A Conway","key":"ref9"}],"event":{"acronym":"DSD-02","name":"Euromicro Symposium on Digital System Design. DSD'2002","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115379.pdf?arnumber=1115379","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T18:45:09Z","timestamp":1497552309000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115379\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115379","relation":{},"subject":[]}}