{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:13:42Z","timestamp":1730214822471,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/dsd.2002.1115388","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T21:03:42Z","timestamp":1056575022000},"page":"341-346","source":"Crossref","is-referenced-by-count":0,"title":["Simplifying instruction issue logic in superscalar processors"],"prefix":"10.1109","author":[{"given":"T.","family":"Sato","sequence":"first","affiliation":[]},{"given":"I.","family":"Arita","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Proposal of the Dualflow architecture","author":"goshima","year":"2000","journal-title":"12th Joint Symp on Parallel Processing"},{"key":"ref3","first-page":"316","article-title":"Multiple-banked register file architectures","author":"cruz","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref10","article-title":"Instruction issue logic in pipelined supercomputers","volume":"c 33","author":"eiss","year":"1984","journal-title":"IEEE Trans Comput"},{"key":"ref6","article-title":"Critical issue regarding the trace cache fetch mechanism","author":"patel","year":"1997","journal-title":"Technical Report CSE-TR-335–97 Dept of Electronics Engineering and Computer Science"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/40.491460"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1997.604689"},{"key":"ref8","article-title":"Revisiting direct tag search algorithm on superscalar processors","author":"sato","year":"2001","journal-title":"Workshop on Complexity-Effective Design held in conjunction with 28th Int Symp on Computer Architecture"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/144965.145839"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/12.48865"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"}],"event":{"name":"Euromicro Symposium on Digital System Design. DSD'2002","acronym":"DSD-02","location":"Dortmund, Germany"},"container-title":["Proceedings Euromicro Symposium on Digital System Design. Architectures, Methods and Tools"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8187\/24597\/01115388.pdf?arnumber=1115388","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T17:38:40Z","timestamp":1489426720000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1115388\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsd.2002.1115388","relation":{},"subject":[]}}