{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T22:08:50Z","timestamp":1725574130545},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dsd.2003.1231897","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"33-40","source":"Crossref","is-referenced-by-count":0,"title":["Unified dual data caches"],"prefix":"10.1109","author":[{"given":"B.","family":"Juurlink","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Fast Fourier Transforms","author":"kifowit","year":"0","journal-title":"Webpage 2002 Code can be downloaded"},{"key":"ref11","article-title":"Adapting the SPEC 2000 Benchmark Suite for Simulation-Based Computer Architecture Research","author":"kleinosowski","year":"2000","journal-title":"Proc Workshop on Workload Characterization Int Conf on Computer Design (ICCD)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/354880.354898"},{"key":"ref13","article-title":"Split Temporal\/Spatial Cache: A Survey and Reevaluation of Performance","author":"prvulovi?","year":"1999","journal-title":"IEEE TCCA Newsletter"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1994.288133"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753333"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808592"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/305138.305188"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"ref3","article-title":"Design of the HP PA7200 CPU","author":"chan","year":"1996","journal-title":"Hewlett-Packard Journal"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"},{"key":"ref5","article-title":"Fast Fourier Transforms","author":"cross","year":"0","journal-title":"Webpage 2002 Code can be downloaded"},{"journal-title":"Computer Architecture - A Quantitative Approach","year":"1996","author":"hennessy","key":"ref8"},{"key":"ref7","article-title":"A Dynamic Storage Scheme for Conflict Free Vector Access","author":"harper","year":"1987","journal-title":"Proc Int Symp on Computer Architecture"},{"article-title":"Cache Performance for SPEC CPU2000 Benchmarks","year":"2003","author":"cantin","key":"ref2"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645797"}],"event":{"name":"Proceedings. Euromicro Symposium on Digital System Design","start":{"date-parts":[[2003,9,1]]},"location":"Belek-Antalya, Turkey","end":{"date-parts":[[2003,9,6]]}},"container-title":["Euromicro Symposium on Digital System Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8715\/27588\/01231897.pdf?arnumber=1231897","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:16:49Z","timestamp":1489436209000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231897\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2003.1231897","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}