{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T11:10:34Z","timestamp":1761822634883},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dsd.2003.1231899","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"50-54","source":"Crossref","is-referenced-by-count":45,"title":["Reversible logic synthesis for minimization of full-adder circuit"],"prefix":"10.1109","author":[{"family":"Hafiz Md Hasan Babu","sequence":"first","affiliation":[]},{"family":"Md Rafiqul Islam","sequence":"additional","affiliation":[]},{"family":"Ahsan Raja Chowdhury","sequence":"additional","affiliation":[]},{"family":"Syed Mostahed Ali Chowdhury","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A general decomposition for reversible logic","author":"perkowski","year":"0","journal-title":"Proc RM'2001"},{"key":"ref11","first-page":"261","article-title":"A comparison of logical efficiency of reversible and conventional gates","author":"kerntopf","year":"2000","journal-title":"Proceedings of 9th IEEE Workshop on logic synthesis"},{"key":"ref12","article-title":"Fredkin gates as the basic for comparison of different logic designs","author":"picton","year":"1994","journal-title":"Synthesis and Optimization of Logic Systems"},{"key":"ref13","first-page":"261","article-title":"Reversible logic synthesis by iterative composition","author":"khlopotine","year":"0","journal-title":"Proc of IWLS 2002"},{"key":"ref14","first-page":"173","article-title":"Non-linear transformations of decision diagrams","author":"kerntopf","year":"2001","journal-title":"Proceedings of IWLS 2001"},{"key":"ref15","first-page":"55","article-title":"Maximally efficient binary and multi-valued reversible gates","author":"kerntopf","year":"2001","journal-title":"Proc ULSI Workshop"},{"key":"ref4","first-page":"923","article-title":"Towards reversible digital computers","author":"de vos","year":"1997","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1080\/00207219508926259"},{"key":"ref6","first-page":"515","article-title":"Design of Full-adder with Reversible Gates","author":"azad khan","year":"2002","journal-title":"International Conference on Computer and Information Technology"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1080\/00207219408925927"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref9","article-title":"Conservative logic elements and their logic designs","author":"sasao","year":"1994","journal-title":"Synthesis and Optimization of Logic Systems"}],"event":{"name":"Proceedings. Euromicro Symposium on Digital System Design","start":{"date-parts":[[2003,9,1]]},"location":"Belek-Antalya, Turkey","end":{"date-parts":[[2003,9,6]]}},"container-title":["Euromicro Symposium on Digital System Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8715\/27588\/01231899.pdf?arnumber=1231899","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:23:22Z","timestamp":1489436602000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231899\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dsd.2003.1231899","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}