{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T02:11:24Z","timestamp":1725415884628},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dsd.2003.1231960","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"304-311","source":"Crossref","is-referenced-by-count":1,"title":["Testable design verification using Petri nets"],"prefix":"10.1109","author":[{"given":"R.","family":"Ruzicka","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294746"},{"key":"ref3","first-page":"177","article-title":"The Implementation of RTL Testability Analysis Algorithms trough the Discrete Mathematics Concepts","author":"kotasek","year":"2000","journal-title":"Proc of Fourth International Scientific Conference on Electronic Computers and Informatics"},{"key":"ref10","first-page":"124","article-title":"Allocation for Testability in High-level Synthesis","author":"bukovjan","year":"2000"},{"key":"ref6","first-page":"123","article-title":"Formal and Analytical Approaches to the Testability Analysis – The Comparison","author":"kotasek","year":"2001","journal-title":"Proc of IEEE Design and Diagnostics of Electronic Circuits and Systems – IEEE DDECS’ 2001"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115365"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-69968-9"},{"key":"ref12","first-page":"350","author":"crouch","year":"1999","journal-title":"Design for Test for Digital IC's and Embedded Core Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1007\/BF00993312"},{"key":"ref7","first-page":"1","article-title":"Petri Net Tool PESIM","author":"ceska","year":"1993","journal-title":"Proc 5th Int Workshop Petri Nets and Performance Models"},{"key":"ref2","first-page":"98","article-title":"Formal Approach to RTL Testability Analysis","author":"kotasek","year":"2000","journal-title":"Proc of IEEE LATW 2000 IEEE Rio de Janeiro"},{"key":"ref9","first-page":"78","article-title":"Formal Approach to the RTL Test Application Problem Using Petri Nets","author":"ruzicka","year":"2002","journal-title":"Proc of IEEE Design and Diagnostics of Electronic Circuits and Systems – IEEE DDECS’"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3632-1"}],"event":{"name":"Proceedings. Euromicro Symposium on Digital System Design","start":{"date-parts":[[2003,9,1]]},"location":"Belek-Antalya, Turkey","end":{"date-parts":[[2003,9,6]]}},"container-title":["Euromicro Symposium on Digital System Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8715\/27588\/01231960.pdf?arnumber=1231960","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T20:28:29Z","timestamp":1489436909000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231960\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dsd.2003.1231960","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}