{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T15:22:36Z","timestamp":1725636156608},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dsd.2003.1231980","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"443-446","source":"Crossref","is-referenced-by-count":2,"title":["An iterative improvement co-synthesis algorithm for optimization of SOPC architecture with dynamically reconfigurable FPGAs"],"prefix":"10.1109","author":[{"given":"R.","family":"Czarnecki","sequence":"first","affiliation":[]},{"given":"S.","family":"Deniziak","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sapiecha","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337559"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/288548.288561"},{"year":"0","key":"ref10"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378459"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/296399.296456"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1997.624601"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"177","DOI":"10.1145\/500001.500041","article-title":"a data scheduler for multi-context reconfigurable architectures","author":"sanchez-elez","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/508352.508353"},{"journal-title":"Altera Corp","article-title":"Excalibur Development Kit with the NIOS Embedded Processor","year":"2000","key":"ref9"},{"key":"ref1","first-page":"175","article-title":"Hardware-Software Codesign for Dynamically Reconfigurable Architectures","author":"chatha","year":"1999","journal-title":"Proceedings of the 9th International Workshop FPL'99"}],"event":{"name":"Proceedings. Euromicro Symposium on Digital System Design","start":{"date-parts":[[2003,9,1]]},"location":"Belek-Antalya, Turkey","end":{"date-parts":[[2003,9,6]]}},"container-title":["Euromicro Symposium on Digital System Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8715\/27588\/01231980.pdf?arnumber=1231980","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:26:33Z","timestamp":1497587193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231980\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dsd.2003.1231980","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}