{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:43:39Z","timestamp":1729673019686,"version":"3.28.0"},"reference-count":9,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2003]]},"DOI":"10.1109\/dsd.2003.1231985","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"463-467","source":"Crossref","is-referenced-by-count":1,"title":["Test scheduling for embedded systems"],"prefix":"10.1109","author":[{"given":"Z.","family":"Kotasek","sequence":"first","affiliation":[]},{"given":"D.","family":"Mika","sequence":"additional","affiliation":[]},{"given":"J.","family":"Strnadel","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"513","article-title":"I-Path Analysis","volume":"14","author":"blatn\u00fd","year":"1995","journal-title":"Computers and Artificial Intelligence"},{"key":"ref3","first-page":"165","article-title":"Constructing optimal test schedules for VLSI circuits having built-in test hardware","author":"abadir","year":"1985","journal-title":"Proc Int Symp Fault-Tolerant Computing"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1002\/9781118033104"},{"article-title":"Graph theory with applications to engineering and computer science","year":"1974","author":"narsingh","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016589322936"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"365","DOI":"10.1023\/A:1016585206097","article-title":"On IEEE P1500's Standard for Embedded Core Test","volume":"18","author":"marinissen","year":"2002","journal-title":"Journal of Electronic Testing-Theory and Applications"},{"key":"ref2","first-page":"61","article-title":"Graph-Based Power-Constrained Test Scheduling for SOC","author":"su","year":"2002","journal-title":"Proc IEEE Work Design and Diagnostics of Electronic Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1023\/A:1016541407006"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246599"}],"event":{"name":"Proceedings. Euromicro Symposium on Digital System Design","start":{"date-parts":[[2003,9,1]]},"location":"Belek-Antalya, Turkey","end":{"date-parts":[[2003,9,6]]}},"container-title":["Euromicro Symposium on Digital System Design, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8715\/27588\/01231985.pdf?arnumber=1231985","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:26:33Z","timestamp":1497587193000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1231985\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2003]]},"references-count":9,"URL":"https:\/\/doi.org\/10.1109\/dsd.2003.1231985","relation":{},"subject":[],"published":{"date-parts":[[2003]]}}}