{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T20:35:15Z","timestamp":1725654915944},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333257","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"44-51","source":"Crossref","is-referenced-by-count":6,"title":["Implicit vs. explicit resource allocation in SMT processors"],"prefix":"10.1109","author":[{"given":"F.J.","family":"Cazorla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P.M.W.","family":"Knijnenburg","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.","family":"Sakellariou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Fernandez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Ramirez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Valero","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"19","doi-asserted-by":"crossref","first-page":"234","DOI":"10.1145\/378993.379244","article-title":"Symbiotic job scheduling, with priorities for a simultaneous multithreaded processor","author":"snavely","year":"2000","journal-title":"Proc ASPLOS-9"},{"key":"22","doi-asserted-by":"crossref","first-page":"392","DOI":"10.1109\/ISCA.1995.524578","article-title":"Simultaneous multithreading: Maximizing on-chip parallelism","author":"tullsen","year":"1995","journal-title":"Proceedings 22nd Annual International Symposium on Computer Architecture ISCA"},{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2003.1196115"},{"key":"23","first-page":"49","article-title":"Increasing superscalar performance through multistreaming","author":"yamamoto","year":"1995","journal-title":"Proc PACT-4"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2003.1237998"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765938"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1145\/377792.377839"},{"key":"16","first-page":"164","article-title":"Balancing throughput and fairness in SMT processors","author":"luo","year":"2001","journal-title":"Proc IS-PASS"},{"key":"13","first-page":"49","article-title":"Branch classification for SMT fetch gating","author":"knijnenburg","year":"2002","journal-title":"6th MTEAC"},{"key":"14","article-title":"Multithreaded technologies disclosed at MPF","author":"levy","year":"2003","journal-title":"Microprocessor Report"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.2002.1181569"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.1289290"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232993"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-39707-6_6"},{"key":"20","first-page":"318","article-title":"Handling long-latency loads in a simultaneous multithreaded processor","author":"tullsen","year":"2001","journal-title":"Proc Micro-30"},{"key":"2","first-page":"109","article-title":"Quantifying the SMT layout overhead- does SMT pull its weight?","author":"burns","year":"2000","journal-title":"Proc HPCA-5"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997876"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753311"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183522"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/977091.977152","article-title":"Predictable performance in SMT processors","author":"cazorla","year":"2004","journal-title":"Proc Computing Frontiers"},{"key":"5","article-title":"Approaching a smart sharing of resources in SMT processors","author":"cazorla","year":"2004","journal-title":"Proc WCED"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2004.1303005"},{"key":"9","article-title":"Performance evaluation of decoding and dispatching stages in simultaneous multithreaded architectures","author":"goncalves","year":"2001","journal-title":"Proc Computer Architecture and High Performance Computing"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2004.10003"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333257.pdf?arnumber=1333257","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,4,30]],"date-time":"2023-04-30T02:00:44Z","timestamp":1682820044000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333257\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333257","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}