{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T05:41:34Z","timestamp":1725428494734},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333262","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T11:27:50Z","timestamp":1099913270000},"page":"88-95","source":"Crossref","is-referenced-by-count":0,"title":["Memory aware HLS and the implementation of ageing vectors"],"prefix":"10.1109","author":[{"given":"G.","family":"Corre","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Senn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Julien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"E.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"crossref","first-page":"440","DOI":"10.1109\/ICCD.1995.528905","article-title":"Multi-dimensional interleaving for time-and-memory design optimization","author":"passos","year":"1995","journal-title":"Proc IEEE Int Conf on Computer Design ICCD'95"},{"doi-asserted-by":"publisher","key":"2","DOI":"10.1145\/266021.266192"},{"year":"0","journal-title":"HLSynth'92 Benchmark Information","key":"10"},{"year":"0","journal-title":"ITRS Homepage","key":"1"},{"doi-asserted-by":"publisher","key":"7","DOI":"10.1145\/217474.217543"},{"doi-asserted-by":"publisher","key":"6","DOI":"10.1145\/217474.217514"},{"key":"5","first-page":"608","article-title":"An integrated algorithm for memory allocation and assignment in high-level synthesis","author":"seo","year":"2001","journal-title":"Proc Design and Automation Conference DAC"},{"year":"2000","author":"ellervee","journal-title":"High-level synthesis of control and memory intensive applications","key":"4"},{"year":"2000","author":"catthoor","journal-title":"Data Transfer and Storage (DTS) Architecture Issues and Exploration in Multimedia Processors","key":"9"},{"doi-asserted-by":"publisher","key":"8","DOI":"10.1145\/375977.375978"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333262.pdf?arnumber=1333262","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T07:38:12Z","timestamp":1497598692000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333262\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333262","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}