{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,20]],"date-time":"2026-01-20T10:43:41Z","timestamp":1768905821724,"version":"3.49.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333270","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"144-151","source":"Crossref","is-referenced-by-count":3,"title":["Cost-efficient implementation of adaptive finite state machines"],"prefix":"10.1109","author":[{"given":"M.","family":"Boden","sequence":"first","affiliation":[]},{"given":"M.","family":"Koegst","sequence":"additional","affiliation":[]},{"given":"J.L.T.","family":"Badia","sequence":"additional","affiliation":[]},{"given":"S.","family":"Rulke","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","year":"2002","journal-title":"Two Flows for Partial Reconfiguration Module Based or Small Bit Manipulations"},{"key":"15","first-page":"559","article-title":"(Self-)reconfigurable finite state machines: Theory and implementation","author":"teich","year":"2002","journal-title":"Proceedings of the International Conference on Design Automation and Test in Europe (DATE'02)"},{"key":"16","year":"2001","journal-title":"Virtex 2 5V Field Programmable Gate Arrays Product Specification"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/CONECT.2002.1039268"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378404"},{"key":"11","article-title":"Challenges and opportunities in broadband and wireless communication designs","author":"rabaey","year":"2002","journal-title":"International Conference on Computer Aided Design (ICCAD '02)"},{"key":"12","doi-asserted-by":"crossref","DOI":"10.1109\/DSD.2003.1231907","article-title":"An application of functional decomposition in ROM-based FSM implementation in FPGA devices","author":"rawski","year":"2003","journal-title":"Proc Euromicro Symp Digital Syst Design (DSD'03)"},{"key":"3","doi-asserted-by":"crossref","DOI":"10.1109\/PIMRC.2002.1046671","article-title":"Software radio approach for reconfigurable multi-standard radios","author":"brakensiek","year":"2002","journal-title":"Proc IEEE Int Symp Personal Indoor and Mobile Radio Communications (PIMRC 02)"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/RAWCON.2002.1030109"},{"key":"1","article-title":"A parallel dynamically reconfigurable architecture designed for application-specific hardware\/software systems in future mobile communication","author":"becker","year":"2000","journal-title":"The Journal of Supercomputing"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/ISWC.2002.1167250"},{"key":"7","article-title":"Reconfigurable computing: The road map to a new business model - And its impact on SoC design","author":"hartenstein","year":"2001","journal-title":"Proc 14th Symp Integrated Circuits and Systems Design (SBCCI 01)"},{"key":"6","first-page":"1168","article-title":"Gene matching using JBits","author":"guccione","year":"2002","journal-title":"Proceedings of the 12th International Conference on Field-Programmable Logic and Applications (FPL'02)"},{"key":"5","first-page":"36","article-title":"Creating finite state machines using true dual-port fully synchronous selectRAM blocks","volume":"38 q4","author":"garcia","year":"2000","journal-title":"Xcell Journal"},{"key":"4","first-page":"292","article-title":"Partially reconfigurable cores for xilinx virtex","author":"dyer","year":"2002","journal-title":"Proceedings of the 12th International Conference on Field Programmable Logic (FPL'02)"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2002.1016555"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012647"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","location":"Rennes, France","start":{"date-parts":[[2004,9,3]]},"end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333270.pdf?arnumber=1333270","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:38:13Z","timestamp":1497613093000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333270\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333270","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}