{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T21:28:04Z","timestamp":1762032484839},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333297","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"358-362","source":"Crossref","is-referenced-by-count":12,"title":["A high speed FPGA implementation of the Rijndael algorithm"],"prefix":"10.1109","author":[{"given":"R.","family":"Sever","sequence":"first","affiliation":[]},{"given":"A.N.","family":"Ismailglu","sequence":"additional","affiliation":[]},{"given":"Y.C.","family":"Tekmen","sequence":"additional","affiliation":[]},{"given":"M.","family":"Askar","sequence":"additional","affiliation":[]},{"given":"B.","family":"Okcan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"year":"0","key":"3"},{"journal-title":"Draft FIPS for the AES","year":"2001","key":"2"},{"journal-title":"A Rijndael Cryptoprocessor Using Shared On-the-fly Key Scheduler","year":"0","author":"shim","key":"10"},{"journal-title":"AES Proposal Rijndael AES Algorithm Submission","year":"1999","author":"daemen","key":"1"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360309"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISIEA.2010.5679396"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2002.808300"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2004.1329328"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1146712"},{"key":"8","first-page":"152","article-title":"Single-chip FPGA implementation of the advanced encryption standard algorithm","author":"mcloone","year":"2001","journal-title":"Proc 11th Int Conf Field-Programmable Logic and Applications (FPL 2001)"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804378"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333297.pdf?arnumber=1333297","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T02:28:23Z","timestamp":1489458503000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333297\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333297","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}