{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,6]],"date-time":"2025-11-06T05:52:16Z","timestamp":1762408336722,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333301","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"387-393","source":"Crossref","is-referenced-by-count":20,"title":["Handel-C implementation of classical component labelling algorithm"],"prefix":"10.1109","author":[{"given":"M.","family":"Jablonski","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Gorgon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.2003.1227281"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2001.952110"},{"year":"0","key":"10"},{"key":"1","first-page":"153","article-title":"ANSI C and Handel-C based rapid prototyping framework for real-time image processing algorithms","author":"voles","year":"0","journal-title":"Proceedings Oh the International Conference of Reconfigurable Systems and Algorithms"},{"key":"7","first-page":"173","article-title":"Runtime assignment of reconfigurable hardware components for image processing pipelines","author":"weifeng","year":"2003","journal-title":"Proceedings of the 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'03)"},{"key":"6","first-page":"131","article-title":"Pipelined architecture of specialised reconfigurable processors in FPGA structures for real-time image data pre-processing","author":"wiatr","year":"1998","journal-title":"Proc of the Euromicro 1998"},{"year":"0","key":"5"},{"key":"4","article-title":"Topological algoritms for digital image processing","volume":"19","author":"kong","year":"1996","journal-title":"Machine Intelligence and Pattern Vision"},{"year":"0","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1049\/cp:19970955"},{"key":"11","first-page":"160","article-title":"Reconfigurable image processing architectures: Research and current state of art at the AGH technical university","author":"tadeusiewicz","year":"2002","journal-title":"Proceedings of International Conference on Engineering of Reconfigurable Systems and Algorithms ERSA'02"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333301.pdf?arnumber=1333301","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T03:02:00Z","timestamp":1489460520000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333301\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333301","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}