{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T20:58:21Z","timestamp":1725397101017},"reference-count":16,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333302","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"394-401","source":"Crossref","is-referenced-by-count":6,"title":["Power consumption characterization and modeling of embedded memories in XILINX"],"prefix":"10.1109","author":[{"given":"D.","family":"Elleouet","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Julien","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Houzet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.-G.","family":"Cousin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Martin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"CACTI 3 0 An integrated cache timing power and area model","year":"2001","author":"shivakumar","key":"ref10"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/224081.224093"},{"key":"ref12","first-page":"140","article-title":"Memory exploration for low-power embedded synthesis","author":"shiue","year":"1999","journal-title":"Proc IEEE 36th Design Automation Conf"},{"journal-title":"Low - Power Architectural Design Methodologies","year":"1994","author":"landman","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"179","DOI":"10.1145\/280756.280885","article-title":"Memory modeling for system synthesis","author":"coumeri","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915135"},{"journal-title":"Xilinx Virtex Data Sheet","year":"0","key":"ref16"},{"journal-title":"Power estimation for field programmable gate arrays","year":"1999","author":"poon","key":"ref4"},{"journal-title":"Custom Memory Management Methodology Exploration of Memory Organisation for Embedded Multimedia System Design","year":"1998","author":"catthoor","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/503048.503072"},{"journal-title":"Power-sensitive design techniques on FPGA devices Actel corporation","year":"0","author":"belhadji","key":"ref5"},{"journal-title":"Estimation et optimisation de la consommation de puissance des circuits logiques programmables du type FPGA","year":"2000","author":"garcia","key":"ref8"},{"key":"ref7","first-page":"25","author":"chen","year":"2003","journal-title":"Low-Power High-Level Synthax for FPGA Architecture ISPLED'03"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2307-9"},{"key":"ref1","article-title":"Leakage Current: Moore's Law Meets Static Power","author":"sung","year":"2003","journal-title":"IEEE Computer Magazine"},{"key":"ref9","first-page":"143","article-title":"Analytical energy dissipation models for low power caches","author":"kamble","year":"1997","journal-title":"Proceedings of 1997 International Symposium on Low Power Electronics and Design LPE"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333302.pdf?arnumber=1333302","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T11:38:15Z","timestamp":1497613095000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333302\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":16,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333302","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}