{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:04Z","timestamp":1730214844150,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333308","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"440-443","source":"Crossref","is-referenced-by-count":1,"title":["Topological BDP fault simulation method"],"prefix":"10.1109","author":[{"given":"V.","family":"Hahanov","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Hahanova","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Hyduke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2001.952286"},{"key":"ref2","first-page":"3","article-title":"Fault analysis models of digital systems based on FPGA","volume":"2","author":"Hahanov","year":"2001","journal-title":"Technologia i konsruirovanie v elektronnoi apparature"},{"key":"ref3","first-page":"123","article-title":"The Cubic Fault Simulation of Digital Circuit based on FPGA","volume":"1","author":"Hahanov","year":"2001","journal-title":"Radio Electronics, informatics, management"},{"key":"ref4","first-page":"443","article-title":"Comparison of fault simulation methods - Treatment of unknown signal values","volume":"4","author":"Levendel","year":"1980","journal-title":"Journal of Digital Systems"},{"volume-title":"Digital System Testing and Testable Design","year":"1998","author":"Abramovici","key":"ref5"},{"key":"ref6","first-page":"308","article-title":"Technicheskaya diagnostika elementov i uzlov personalnih komputerov","author":"Hahanov","year":"1997"},{"key":"ref7","first-page":"168","article-title":"The analysis of diagnostic tests for combinational digital circuits by fault back tracing methods","volume":"8","author":"Ubar","year":"1977","journal-title":"Automatica and Telemechanica"},{"key":"ref8","first-page":"492","article-title":"Digital systems design using VHDL language","author":"Semenets","year":"2003"}],"event":{"name":"Proceedings of the Euromicro Symposium on Digital System Design","start":{"date-parts":[[2004,8,31]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333308.pdf?arnumber=1333308","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,1,9]],"date-time":"2024-01-09T21:19:51Z","timestamp":1704835191000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/1333308\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333308","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}