{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:04Z","timestamp":1730214844822,"version":"3.28.0"},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333332","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"603-606","source":"Crossref","is-referenced-by-count":2,"title":["Implementation of multiple-valued flip-flips using pass transistor logic [flip-flips read flip-flops]"],"prefix":"10.1109","author":[{"given":"H.M.H.","family":"Babu","sequence":"first","affiliation":[]},{"given":"M.I.","family":"Zaber","sequence":"additional","affiliation":[]},{"given":"M.M.","family":"Rahman","sequence":"additional","affiliation":[]},{"given":"M.R.","family":"Islam","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","volume":"25","author":"yano","year":"1990","journal-title":"IEEE JSSC"},{"journal-title":"IEEE Trans April 1998 Multiple-valued logic and optimization of programmable logic arrays","year":"0","author":"sasao","key":"ref3"},{"key":"ref6","first-page":"1145","article-title":"Electronics Letters","volume":"26","author":"zhuang","year":"1990","journal-title":"Novel ternary JKL flip lop"},{"key":"ref5","volume":"sc 20","author":"chandrakasan","year":"1985","journal-title":"IEEE JSSC"},{"key":"ref7","first-page":"624","article-title":"Electronics Letter","volume":"11","author":"accha","year":"1975","journal-title":"General Excitation table for a JK multistable"},{"journal-title":"IEEE trans 1980 on the realization of multiple-valued flip-flops","year":"0","author":"etiemble","key":"ref2"},{"journal-title":"IEEE Trans 1986 Synthesis of a Pass Transistor Network Applied to Multi-Valued Logic","year":"0","author":"ishuzuka","key":"ref1"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333332.pdf?arnumber=1333332","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:41:34Z","timestamp":1489455694000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333332\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333332","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}