{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,2]],"date-time":"2025-08-02T04:00:17Z","timestamp":1754107217204},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2004]]},"DOI":"10.1109\/dsd.2004.1333337","type":"proceedings-article","created":{"date-parts":[[2004,11,8]],"date-time":"2004-11-08T16:27:50Z","timestamp":1099931270000},"page":"624-627","source":"Crossref","is-referenced-by-count":22,"title":["A threshold logic synthesis tool for RTD circuits"],"prefix":"10.1109","author":[{"given":"M.J.","family":"Avedillo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.M.","family":"Quintana","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1049\/el:20030989"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/92.894161"},{"journal-title":"Multi-valued decision diagrams","year":"1990","author":"kam","key":"10"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/55.485189"},{"key":"7","first-page":"230","article-title":"Una Herramienta de Si?ntesis Lo?gica para Realizaciones basadas en Puertas Umbral","author":"gonzalez","year":"1995","journal-title":"Proceedings of 10th Congreso de Disen?o de Circuitos Integrados"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1991.185211"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/12.106225"},{"journal-title":"Threshold Logic & its Applications","year":"1971","author":"muroga","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6488-3_24"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1990.129849"},{"journal-title":"SIS A system for sequential circuit synthesis","year":"1992","author":"sentovich","key":"12"}],"event":{"name":"Euromicro Symposium on Digital System Design, 2004. DSD 2004.","start":{"date-parts":[[2004,9,3]]},"location":"Rennes, France","end":{"date-parts":[[2004,9,3]]}},"container-title":["Euromicro Symposium on Digital System Design, 2004. DSD 2004."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/9267\/29440\/01333337.pdf?arnumber=1333337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,14]],"date-time":"2017-03-14T01:48:07Z","timestamp":1489456087000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1333337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2004]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/dsd.2004.1333337","relation":{},"subject":[],"published":{"date-parts":[[2004]]}}}