{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T15:31:48Z","timestamp":1725463908741},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2006]]},"DOI":"10.1109\/dsd.2006.29","type":"proceedings-article","created":{"date-parts":[[2006,10,24]],"date-time":"2006-10-24T09:07:05Z","timestamp":1161680825000},"page":"265-268","source":"Crossref","is-referenced-by-count":0,"title":["Automatic Application Partitioning on FPGA\/CPU Systems Based on Detailed Low-Level Information"],"prefix":"10.1109","author":[{"given":"G.","family":"Busonera","sequence":"first","affiliation":[]},{"given":"S.","family":"Carta","sequence":"additional","affiliation":[]},{"given":"A.","family":"Marongiu","sequence":"additional","affiliation":[]},{"given":"L.","family":"Raffo","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Synopsys EDA tools","year":"0","key":"3"},{"journal-title":"SUIF2","year":"0","key":"2"},{"journal-title":"Pico Automatically designing custom computers","year":"2002","author":"kathail","key":"10"},{"year":"0","key":"1"},{"journal-title":"Optimized generation of data-path from c codes for fpgas","year":"2005","author":"guo","key":"7"},{"journal-title":"The garp architecture and c compiler","year":"2000","author":"callahan","key":"6"},{"key":"5","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775897","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"40th DAC Design Automation Conference Los Angeles"},{"journal-title":"Tensilica Configurable and Standard Processor Cores for SOC Design","year":"0","key":"4"},{"journal-title":"The Machine SUIF Control Flow Graph Library","year":"2002","author":"halloway","key":"9"},{"journal-title":"A quantitative analysis of the speedup factors of fpgas","year":"2004","author":"guo","key":"8"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780759"}],"event":{"name":"9th EUROMICRO Conference on Digital System Design (DSD'06)","location":"Cavtat, Dubrovnik, Croatia"},"container-title":["9th EUROMICRO Conference on Digital System Design (DSD'06)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/11117\/35632\/01690049.pdf?arnumber=1690049","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,8,3]],"date-time":"2021-08-03T16:56:12Z","timestamp":1628009772000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1690049\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2006]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsd.2006.29","relation":{},"subject":[],"published":{"date-parts":[[2006]]}}}