{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:40Z","timestamp":1730214880269,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341452","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"69-76","source":"Crossref","is-referenced-by-count":10,"title":["An Implementation of an Address Generator Using Hash Memories"],"prefix":"10.1109","author":[{"given":"Tsutomu","family":"Sasao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Munehiro","family":"Matsuura","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.864128"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5139-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2006.17"},{"key":"ref13","article-title":"A Design method of address generators using hash memories","author":"sasao","year":"2006","journal-title":"IWLS 2006"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275137"},{"key":"ref15","article-title":"Designing flexible, fast CAMs with Virtex family FPGAs","author":"xilinx","year":"1999","journal-title":"Application Note XAPP"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/863977.863979"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/329166.329183"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"882","DOI":"10.1007\/3-540-45591-4_122","article-title":"A reconfigurable content addressable memory","volume":"1800","author":"guccione","year":"2000","journal-title":"Parallel and Distributed Processing"},{"key":"ref5","first-page":"19","article-title":"A reconfig-urable FPGA-based content addressable memory for internet protocol characterization","author":"ditmar","year":"2000","journal-title":"Proc FPL2000"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/AICT-ICIW.2006.96"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.810743"},{"journal-title":"Application note 119","article-title":"Implementing high-speed search applications with Altera CAM","year":"2001","key":"ref2"},{"year":"0","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/NORCHP.2004.1423861"}],"event":{"name":"2007 10th Euromicro Conference on Digital System Design: Architectures, Methods and Tools","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341452.pdf?arnumber=4341452","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,4,17]],"date-time":"2020-04-17T05:43:59Z","timestamp":1587102239000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4341452\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341452","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}