{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T12:07:48Z","timestamp":1725797268689},"reference-count":7,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341462","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"147-150","source":"Crossref","is-referenced-by-count":1,"title":["A Run-Time Scheduling Framework for a Reconfigurable Hardware Emulator"],"prefix":"10.1109","author":[{"given":"R.","family":"Beckert","sequence":"first","affiliation":[{"name":"Fraunhofer IIS, Design Automation Division"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Fuchs","sequence":"additional","affiliation":[{"name":"Fraunhofer IIS, Design Automation Division"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"St.","family":"Ruelke","sequence":"additional","affiliation":[{"name":"Fraunhofer IIS, Design Automation Division"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"W.","family":"Hardt","sequence":"additional","affiliation":[{"name":"Chemnitz University of Technology"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","article-title":"An approach for design automation based upon the Xilinx-Modular-Design-Flow","author":"beckert","year":"2005","journal-title":"Workshop for Chip and System- design DASS Dresden"},{"key":"ref3","article-title":"FSM-based Rule Specification Aiming at a Generic Code Analysis Library","author":"rogin","year":"2004","journal-title":"Proceedings of WIP-Session at EUROMICRO'04"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915109"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/368434.368598"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253622"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/RSP.2007.10"},{"key":"ref1","article-title":"Optimized FPGA-Based Hardware Emulation by Using Partial Runtime Reconjiguration","author":"beckert","year":"2006","journal-title":"Proceedings 9th EUROMICRO Conference on Digital Systems Design (DSD) Conference"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341462.pdf?arnumber=4341462","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,6,8]],"date-time":"2021-06-08T01:55:42Z","timestamp":1623117342000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4341462\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":7,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341462","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}