{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T15:14:44Z","timestamp":1730214884654,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341466","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"173-180","source":"Crossref","is-referenced-by-count":1,"title":["Evaluating the Model Accuracy in Automated Design Space Exploration"],"prefix":"10.1109","author":[{"given":"Kalle","family":"Holma","sequence":"first","affiliation":[]},{"given":"Mikko","family":"Setala","sequence":"additional","affiliation":[]},{"given":"Erno","family":"Salminen","sequence":"additional","affiliation":[]},{"given":"Timo D.","family":"Hamalainen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.828127"},{"key":"ref3","first-page":"969","article-title":"Using abstract CPU subsystem simulation model for high level HW\/SW architecture exploration","volume":"2","author":"bouchhima","year":"0","journal-title":"In Proc ASP-DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267728"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269046"},{"journal-title":"eCos Homepage","year":"2006","key":"ref11"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.22"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151077"},{"key":"ref7","first-page":"539","article-title":"Schedule-aware performance estimation of communication architecture for efficient design space exploration","volume":"13","author":"kim","year":"2005","journal-title":"IEEE TVLSI systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2002.1158049"},{"key":"ref9","first-page":"471","article-title":"The semantics of a simple language for parallel programming","volume":"74","author":"kahn","year":"0","journal-title":"Proc IFIP Congress"},{"key":"ref1","article-title":"The Artemis workbench for system-level performance evaluation of embedded systems","volume":"1","author":"pimentel","year":"2005","journal-title":"International Journal of Embedded Systems"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341466.pdf?arnumber=4341466","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:27:51Z","timestamp":1489685271000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341466\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341466","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}