{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T12:01:11Z","timestamp":1725451271224},"reference-count":24,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341467","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T17:45:59Z","timestamp":1191951959000},"page":"181-188","source":"Crossref","is-referenced-by-count":3,"title":["P-Ware: A precise and scalable component-based simulation tool for embedded multiprocessor industrial applications"],"prefix":"10.1109","author":[{"given":"Ismail","family":"Assayad","sequence":"first","affiliation":[]},{"given":"Sergio","family":"Yovine","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Designing and evaluating network processor applications","author":"fu","year":"0","journal-title":"Workshop on HPSR"},{"journal-title":"Transaction Level Modelling with SystemC TLM Concepts and Applications for embedded systems","year":"2006","author":"ghenassia","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/QEST.2005.29"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(04)00032-X"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253838"},{"journal-title":"IXP2800 Intel IXP2800 network processor optimizing RDRAM performance Analysis and recommendations application note Technical report","year":"2004","key":"ref15"},{"key":"ref16","article-title":"Pipescom-piler: A tool for instantiating application specific networks on chip","author":"jalabert","year":"0","journal-title":"DATE '04"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2005.16"},{"key":"ref18","article-title":"A multi-core architecture for in-car digital entertainment","author":"moonen","year":"2005","journal-title":"GSPx"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080335"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-005-6648-1"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2003.1193228"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012730"},{"key":"ref5","article-title":"Network on-chip design for gigascale systems-on-chip","author":"bertozzi","year":"2005","journal-title":"The Industrial Information Technology Handbook"},{"journal-title":"Software Product Lines Practices and Patterns","year":"2001","author":"clements","key":"ref8"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/S1389-1286(02)00454-1"},{"key":"ref2","article-title":"System platform simulation model applied to multiprocessor video encoding","author":"assayad","year":"0","journal-title":"IEEE IES'06"},{"key":"ref1","article-title":"Jahuel: A formal framework for software synthesis","author":"assayad","year":"0","journal-title":"ICFEM&#x00CA;'05"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213381"},{"key":"ref20","article-title":"Parallel programming models for a multiprocessor soc platform applied to high-speed traffic management","author":"paulin","year":"0","journal-title":"CODES+ISSS '04"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2004.1359689"},{"key":"ref21","article-title":"Defining platform-based design","author":"sangiovanni-vincentelli","year":"2002","journal-title":"EEdesign EETimes"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016738"},{"key":"ref23","article-title":"Design space exploration of network processor architectures","author":"thiele","year":"0","journal-title":"HPCA'02"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341467.pdf?arnumber=4341467","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:27:51Z","timestamp":1489685271000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341467\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":24,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341467","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}