{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:13:21Z","timestamp":1767262401054},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,8]]},"DOI":"10.1109\/dsd.2007.4341468","type":"proceedings-article","created":{"date-parts":[[2007,10,9]],"date-time":"2007-10-09T13:45:59Z","timestamp":1191937559000},"page":"189-196","source":"Crossref","is-referenced-by-count":32,"title":["Latency Minimization for Synchronous Data Flow Graphs"],"prefix":"10.1109","author":[{"given":"A.H.","family":"Ghamarian","sequence":"first","affiliation":[]},{"given":"S.","family":"Stuijk","sequence":"additional","affiliation":[]},{"given":"T.","family":"Basten","sequence":"additional","affiliation":[]},{"given":"M.C.W.","family":"Geilen","sequence":"additional","affiliation":[]},{"given":"B.D.","family":"Theelen","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1987.13876"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1987.5009446"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951721"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.1995.480106"},{"article-title":"Embedded Multiprocessors: Scheduling and Synchronization","year":"2000","author":"sriram","key":"ref14"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147138"},{"key":"ref16","first-page":"276","article-title":"SDF 3: SDF For Free","author":"stuijk","year":"2006","journal-title":"Proceedings of ACSD'06"},{"key":"ref17","first-page":"137","article-title":"Memory efficient software synthesis from dataflow graphs","author":"sung","year":"1998","journal-title":"Proc ISSSE 98"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1002\/net.3230210206"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.728912"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/1027084.1027085"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ACSD.2006.33"},{"key":"ref5","first-page":"819","article-title":"Minimising buffer requirements of synchronous dataflow graphs with model-checking","author":"geilen","year":"2005","journal-title":"Proc DAC'05"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(78)90011-0"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2007.4341468"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008052406396"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1389-2","author":"bhattacharyya","year":"1996","journal-title":"Software Synthesis from Dataflow Graphs"},{"journal-title":"A coupled hardware and software architecture for programmable digital signal processors","year":"1986","author":"lee","key":"ref9"}],"event":{"name":"10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)","start":{"date-parts":[[2007,8,29]]},"location":"Lubeck, Germany","end":{"date-parts":[[2007,8,31]]}},"container-title":["10th Euromicro Conference on Digital System Design Architectures, Methods and Tools (DSD 2007)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4341432\/4341433\/04341468.pdf?arnumber=4341468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,17]],"date-time":"2017-06-17T19:46:27Z","timestamp":1497728787000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4341468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,8]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/dsd.2007.4341468","relation":{},"subject":[],"published":{"date-parts":[[2007,8]]}}}